Fix residual inconsistencies with firmware for jFEX PU correction

The jFEX Simulation is currently slightly "too precise" when calculating the average PU per FPGA. Due to much more limited resources in firmware bits representing decimals are dropped even from some intermediate results. With this MR this truncation is accounted for also in simulation in order to achieve full bitwise agreement.