In order to mitigate the JwoJ MET rates (ATR-29084), the seed threshold in FPGA-C is changed from 24 to 36.