This MR makes use of the TrackExtension alg on the output on FPGA sim output. At this stage the algorithm is correctly scheduled and loads the prototracks and sends them to CKF. No output tracks are produced yet (to be debugged in followup MRs).
Tagging @piazza @jahreda @imaznas @sabidi