Skip to content
Snippets Groups Projects

Resolve "Complete CI pipeline with masterfip SPEC synthesis"

All threads resolved!
Compare and Show latest version
1 file
+ 1
1
Compare changes
  • Side-by-side
  • Inline
+ 1
1
@@ -39,7 +39,7 @@ firmware_build:
extends: .build_urv_fw
variables:
EDL_CI_FW_PATHS: software/rt
GEN_CORES: dependencies/general-cores/
GEN_CORES: ${CI_PROJECT_DIR}/dependencies/general-cores/
parallel:
matrix:
- TARGET_DEV: masterfip
Loading