Skip to content
GitLab
Explore
Sign in
BE-CEM-EDL
FEC
Hardware Modules
WRTD Reference Designs
Issues
#29
Fix HDL synthesis in CI
There's an issue with the hdl synthesis of our 5 ref designs, especially when done in CI.
Edited
Nov 03, 2023
by
Dimitris Lampridis