Skip to content
GitLab
Explore
Sign in
Add include directories in the Modelsim compile script for verilog files
Code
Review changes
Check out branch
Open in Workspace
Download
Patches
Plain diff
Expand sidebar
Add include directories in the Modelsim compile script for verilog files
Mathieu Saccani
requested to merge
correct_simu
into
master
Jul 15, 2022
Overview
0
Commits
2
Pipelines
0
Changes
2
To get the VFC-HD_base design simulation in Modelsim compile.
Merge request reports
Loading