Skip to content
Snippets Groups Projects

address table replacement to include FIFOs control registers.

Failed
Marco Riggirello created pipeline for commit e4e03bdf
, finished
1 related merge request: !48 Draft: Add DAQpath ethernet link
7 jobs 8 minutes 18 seconds, queued for 3 seconds