Skip to content
GitLab
Explore
Sign in
Overview
Active
Stale
All
Stale branches
ddr-test
0891b874
·
DDR memories access an address and a data register.
·
Oct 02, 2012
master
default
protected
ca6d8cfe
·
vme-flasher: removed CERN specific makefile options
·
Mar 19, 2015
tom-ctrv-v5-bootloader
47d1cb6d
·
bootloader: make sure flash is always visible for the SFPGA
·
Feb 23, 2017
tgingold-testcard
347107a6
·
svec_vmecore_test_top: update comments for PLL.
·
Dec 05, 2017
proposed_master
41b383af
·
[hdl] fix front-panel GPIO locations, they were inverted
·
Jul 25, 2019