Implement external asynchronous phase selection
This MR implements a phase selection of the asynchronous external trigger by oversampling the input signal w.r.t. to the 40 MHz LHC clock.
Edited by Laurent Petre
GitLab jobs artifacts no longer stored forever as of Monday, November 4th 08:30h. Further information under https://cern.ch/otg0152576
This MR implements a phase selection of the asynchronous external trigger by oversampling the input signal w.r.t. to the 40 MHz LHC clock.