Implement external asynchronous phase selection
This MR implements a phase selection of the asynchronous external trigger by oversampling the input signal w.r.t. to the 40 MHz LHC clock.
Edited by Laurent Petre
This MR implements a phase selection of the asynchronous external trigger by oversampling the input signal w.r.t. to the 40 MHz LHC clock.