Skip to content
Snippets Groups Projects
Commit dd34920f authored by Eduardo Brandao De Souza Mendes's avatar Eduardo Brandao De Souza Mendes
Browse files

added quick start guide

parent e00ce105
No related branches found
No related tags found
No related merge requests found
......@@ -56,6 +56,4 @@ The vivado folder includes two projects:
The KCU105 test bench is used to validate the routing feasibility of the LpGBT-FPGA. Especially from the timing point of view. Additionally. it used to qualify the IP by measuring the coding gain and latency.
<div style="border: 1px solid #faebcc; background:#fcf8e3; color:#8a6d3b; padding: .75rem 1.25rem; border-radius: .25rem;"><b>Latency mode:</b> By default, the example design runs in "standard" mode, meaning that the phase could jump by 3.125ns. To fix the Tx latency, the HPTD module can be used, giving a resolution of 1ps. The Rx latency can be fixed by using the PMA mode (see constraint file / frame aligner config) [Not recommended by Xilinx]</div>
<img src='http://lpgbt-fpga.web.cern.ch/img/kcu105BlockDiagram.png' />
File added
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment