Skip to content
Snippets Groups Projects
Commit f875ec0e authored by John Chapman's avatar John Chapman
Browse files

Fix TrigT1TRT configuration

parent 884c61b4
No related branches found
No related tags found
No related merge requests found
Pipeline #12219288 passed
Stage: external
Hide whitespace changes
Inline Side-by-side
Trigger/TrigT1/TrigT1TRT/python/TrigT1TRTConfig.py
+ 1
− 1
View file @ f875ec0e
......@@ -11,7 +11,7 @@ def L1TRTSimCfg(flags, name="TrigT1TRT"):
acc.merge(TRTStrawStatusCondAlgCfg(flags))
from TRT_ConditionsServices.TRT_ConditionsServicesConfig import TRT_StrawStatusSummaryToolCfg,TRT_StrawNeighbourSvcCfg
trtStrawStatusSummaryTool = acc.popToolsAndMerge(TRT_StrawStatusSummaryToolCfg(flags))
trtStrawNeighbourSvc = acc.getPrimary(TRT_StrawNeighbourSvcCfg(flags))
trtStrawNeighbourSvc = acc.getPrimaryAndMerge(TRT_StrawNeighbourSvcCfg(flags))
from AthenaConfiguration.ComponentFactory import CompFactory
if flags.Input.Format is Format.BS:
from TRT_RawDataByteStreamCnv.TRT_RawDataByteStreamCnvConfig import TRTRawDataProviderCfg
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment