Skip to content
Snippets Groups Projects
  1. Dec 14, 2024
  2. Nov 22, 2024
  3. Nov 06, 2024
  4. Nov 01, 2024
  5. Oct 31, 2024
  6. Oct 26, 2024
  7. Oct 23, 2024
  8. Oct 19, 2024
  9. Oct 18, 2024
  10. Oct 10, 2024
  11. Oct 01, 2024
  12. Sep 29, 2024
  13. Sep 28, 2024
  14. Sep 27, 2024
  15. Sep 09, 2024
  16. Aug 30, 2024
  17. Aug 29, 2024
  18. Aug 20, 2024
    • Da Yu Tou's avatar
      Changed UT hits veto to happen after forward, fixed bugs with cloned VELO... · 5bc70178
      Da Yu Tou authored and Rosen Matev's avatar Rosen Matev committed
      Changed UT hits veto to happen after forward, fixed bugs with cloned VELO tracks in matching-then-forward.
      5bc70178
    • dtou's avatar
      Changed Matching with UT to use no UT NN. · ca8eb9bc
      dtou authored and Rosen Matev's avatar Rosen Matev committed
      ca8eb9bc
    • Jiahui Zhuo's avatar
      Update Matching With UT: search window size and ghost killer · 92eaa300
      Jiahui Zhuo authored and Rosen Matev's avatar Rosen Matev committed
      92eaa300
    • Da Yu Tou's avatar
      Add per-sector UT hit dxDy in HLT1 · 82d77ba2
      Da Yu Tou authored and Rosen Matev's avatar Rosen Matev committed
      
      - Add per-sector dxDy information to UTGeometry; versioning is introduced to maintain backward compatibility.
      - Add per-sector dxDy decoding and necessary Gaudi tests to verify decoded UT hits.
      - Adapt all tracking algorithms that use UT hits, such as VeloUT tracking, matching with UT, and downstream tracking.
      - Introduce new SmartUTHitCache to replace the old UTHitCache in matching with UT and downstream tracking algorithms:
          1. Remove the global cache and use the original UTHits container when it doesn't fit in shared memory.
          2. Use CUDA SIMD intrinsics to read hit information from the shared memory cache, avoiding repeated shared memory access.
          3. Cache UT hit information into 64 bits (8 bytes) as follows:
            *************************************************************
            *    16 bits   *    16 bits   *    16 bits   *    16 bits   *
            *-----------------------------------------------------------*
            *    xAtYEq0   * zAtYEq0 - z0 *      yMid    * dxDy - dxDy0 *
            *              *              *              *    dY type   *
            *************************************************************
            Note: We use 16 bits (half_t) to store (dxDy - dxDy0), with the last
                  bit used to store the dY type (type AB or type CD). This
                  introduces a +/- 1 error in the (dxDy - dxDy0) result, but
                  it should be generally harmless to our tracking results.
      - Add a unit test sequence to validate the new UTHitCache performance.
      
      Co-authored-by: default avatardtou <da.yu.tou@cern.ch>
      Co-authored-by: default avatarJiahui Zhuo <jiahui.zhuo@cern.ch>
      82d77ba2
  19. Aug 19, 2024
  20. Aug 15, 2024
  21. Aug 13, 2024
  22. Aug 09, 2024
  23. Aug 08, 2024
  24. Aug 02, 2024
  25. Jul 31, 2024
  26. Jul 30, 2024
  27. Jul 26, 2024
  28. Jul 24, 2024
  29. Jul 22, 2024
Loading