Skip to content

UT max HIts per ASIC constraint

Xuhao Yuan requested to merge UT_AsicMaxHitConstrain into master

Max # of UTDigits per RawBank_Lane is set to be 4x63=252

It can avoid the segfault reported by Rec#193 (closed)

Merge request reports