Register first FIFO inputs and add small disr RAM FIFO between two big FIFOs to improve timing