Skip to content

Move clock domain crossing to aligner

  • Everything downstream of aligner runs on stable axi_clk
  • Adds frequency counter for input clock
  • Adds monitoring of orbit length (after zs) and of reset logic in aligner (wait_orbit_end)

Successfully used in 2018 HI setup runs in ADJUST

Merge request reports