Added VC709 IP core for full mode transceiver (cpll). Include wrapper VHDL...
Merged
requested to merge phase2/FLX-1533_VC709LPGBT_fullmodefix into phase2/master_FLX-1533_VC709LPGBT
Loading
Added VC709 IP core for full mode transceiver (cpll). Include wrapper VHDL files for all hardware to avoid synthesis error
Closes FLX-1533