Skip to content
GitLab
Explore
Sign in
Open
10
Merged
487
Closed
99
All
596
Merge trains
Recent searches
Loading
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Updated date
Generated registers for FLX-2499
!595
· created
Dec 05, 2024
by
Frans Schreuder
Merged
updated
Dec 05, 2024
Added uvvm axilite library to Vunit run.py
!594
· created
Dec 04, 2024
by
Frans Schreuder
Merged
updated
Dec 04, 2024
Resolve FLX-1886 "Phase2/ flx182 virtual network"
!499
· created
Aug 09, 2023
by
Frans Schreuder
Merged
updated
Dec 03, 2024
connected lti rx to tx channel to front-end. added a select_output variable...
!583
· created
Oct 07, 2024
by
Frans Schreuder
Merged
updated
Dec 03, 2024
merge release-4.15 into master
!593
· created
Dec 02, 2024
by
Frans Schreuder
master
Merged
updated
Dec 03, 2024
Generated registers for FLX-2492
!591
· created
Nov 20, 2024
by
Frans Schreuder
Merged
updated
Nov 21, 2024
FLX-1507 finnished data generator tb for both lpgbt and gbt. half the triggers...
!590
· created
Nov 01, 2024
by
Ricardo Luz
Merged
1
updated
Nov 02, 2024
Fixed FLX-2487
!589
· created
Oct 25, 2024
by
Frans Schreuder
Merged
updated
Oct 26, 2024
FLX-1428 FELIG LPGBT moved LMK control to link_wrapper, swapped to standard...
!588
· created
Oct 23, 2024
by
Ricardo Luz
Merged
updated
Oct 23, 2024
Generated regmap for FLX-2485x
!587
· created
Oct 18, 2024
by
Frans Schreuder
Merged
updated
Oct 19, 2024
Fixed eop generation in every 4th TLP for Wupper PCIe Gen5 (DATA_WIDTH = 1024)
!586
· created
Oct 18, 2024
by
Frans Schreuder
Merged
updated
Oct 19, 2024
Resolve FLX-2479 "Phase2/ match fifo depth calculation"
!585
· created
Oct 09, 2024
by
Frans Schreuder
Merged
updated
Oct 10, 2024
Fixed integer overflow in match_fifo_depth calculation for 1024b data width
!584
· created
Oct 08, 2024
by
Frans Schreuder
Merged
updated
Oct 08, 2024
FLXUSERS-727 delayed itk_ttc2h_tag by one clock to be in sync with the ttctohost signals
!581
· created
Sep 27, 2024
by
Frans Schreuder
Merged
updated
Oct 01, 2024
Fixed the programmable empty threshold of HIFIFO, and added almost_empty...
!582
· created
Sep 30, 2024
by
Frans Schreuder
Merged
updated
Oct 01, 2024
Implement the HIFIFO into the CRToHost data manager
!565
· created
Jun 28, 2024
by
Frans Schreuder
Merged
updated
Sep 16, 2024
Resolve FLX-2440 "Phase2/ flx182 constraints"
!574
· created
Jul 23, 2024
by
Frans Schreuder
Merged
updated
Aug 08, 2024
Some changes for Versal devices for release 5.2
!577
· created
Aug 08, 2024
by
Frans Schreuder
Merged
updated
Aug 08, 2024
Pushed regmap to version 5.2
!573
· created
Jul 19, 2024
by
Frans Schreuder
Merged
updated
Jul 23, 2024
Added pipeline to output of Axis32Fifo (with CE driven by tready) for better...
!571
· created
Jul 16, 2024
by
Frans Schreuder
Merged
updated
Jul 17, 2024
Prev
1
2
3
4
5
…
25
Next
