Skip to content

gen_edge3: implement LIF, resources & dev info tables

Tom Levens requested to merge (removed):edge3_resources_lif into master

Based on the discussion in #122.

memory-map:
  name: ...
  description: ...
  children:
  - address-space:
     name: bar0
     description: ...
     size: 0x1000000       # optional, otherwise calculated from address-space contents
     x-driver-edge:
       number: 0           # optional, otherwise auto-incremented for each address space
       addr-mode: A32      # optional, otherwise taken from bus type
       data-width: 32      # optional, otherwise taken from bus type
       dma-mode: BLT|MBLT  # optional
     children:
       - submap:
         ...

Currently IRQ/DMA resources for PLATFORM bus are not implemented.

For simplicity I have added the following constraints:

  1. The root of the memory map MUST contain address-space node(s).
  2. The address-space nodes can ONLY contain blocky elements (block or submap) and no other elements (reg, memory, etc).
Edited by Tom Levens

Merge request reports