Skip to content

Add pipeline on SpiMaster.sv MISO

Andrea Boccardi requested to merge ADC_Spi_pipeline into master

Add a single clock pipeline register on the MISO pin of the SpiMaster.sv to improve timing.

Also fix a small bug in the VoltageMonitoring.sv address selection.

Merge request reports