Skip to content
Snippets Groups Projects

SL study on adding PV tracks

Merged Matthew Scott Rudolph requested to merge mrudolph-sl-pvtrks into master
4 files
+ 518
0
Compare changes
  • Side-by-side
  • Inline
Files
4
+ 67
0
 
defaults:
 
wg: SL
 
automatically_configure: no
 
inform:
 
- matthew.scott.rudolph@cern.ch
 
 
{%- set datasets = [
 
('bu_d0_muon', 12873002),
 
('bu_d0x_muon', 12873441),
 
('bu_dststz_muon', 12874020),
 
]%}
 
 
{%- for sample, evtID in datasets %}
 
{%- for polarity, tagpol in [('MagDown', 'md'), ('MagUp', 'mu')] %}
 
 
Hlt1{{sample}}_{{polarity}}:
 
application: Moore/v54r22@x86_64_v2-centos7-gcc12+detdesc-opt
 
input:
 
bk_query: /MC/Dev/Beam6800GeV-expected-2024-{{polarity}}-Nu7.6-25ns-Pythia8/Sim10c/{{evtID}}/DIGI
 
output: MYHLT1.dst
 
options:
 
entrypoint: SL_run3_isolation_pvtrks_Dzl.run_Dzl_hlt1:main
 
extra_options:
 
input_raw_format: 0.3
 
conddb_tag: sim-20231017-vc-{{tagpol}}100
 
dddb_tag: dddb-20231017
 
input_type: ROOT
 
output_type: ROOT
 
simulation: True
 
data_type: "Upgrade"
 
scheduler_legacy_mode: False
 
 
Hlt2{{sample}}_{{polarity}}:
 
application: Moore/v54r22@x86_64_v2-centos7-gcc12+detdesc-opt
 
input:
 
job_name: Hlt1{{sample}}_{{polarity}}
 
output: MYHLT2.dst
 
options:
 
entrypoint: SL_run3_isolation_pvtrks_Dzl.run_Dzl_hlt2:main
 
extra_options:
 
input_raw_format: 0.3
 
conddb_tag: sim-20231017-vc-{{tagpol}}100
 
dddb_tag: dddb-20231017
 
input_type: ROOT
 
output_type: ROOT
 
simulation: True
 
data_type: "Upgrade"
 
scheduler_legacy_mode: False
 
 
DV{{sample}}_{{polarity}}:
 
application: DaVinci/v63r15@x86_64_v2-centos7-gcc12+detdesc-opt
 
input:
 
job_name: Hlt2{{sample}}_{{polarity}}
 
output: MYNTUPLE.root
 
options:
 
entrypoint: SL_run3_isolation_pvtrks_Dzl.run_Dzl_dv:main
 
extra_options:
 
input_raw_format: 0.3
 
input_type: ROOT
 
simulation: True
 
data_type: "Upgrade"
 
conddb_tag: sim-20231017-vc-{{tagpol}}100
 
dddb_tag: dddb-20231017
 
input_process: "Hlt2"
 
 
{%- endfor %}
 
{%- endfor %}
Loading