Tags give the ability to mark specific points in history as being important
-
v6-08
6cb923f9 · ·Tag specific for OT Main updates since tag v6-07 - Bug fix on injection test for PS 5G - Minor improvements to run stability - Minor change in CM noise histogram name Compatible with FW tag v3-02: https://udtc-ot-firmware.web.cern.ch/?dir=v3-02
-
v6-07
18ec507b · ·Tag specific for OT Main updates since tag v6-02 - Included Bit error rate test from LpGBT to FC7 - Included pattern checker for stub lines in the FW to speed up - Improvements in the L1 pattern checker to read fewer packets while keeping the same amount of tested bits - Improvements in the CM noise measurement for PS and 2S - Various improvements in histograms Compatible with FW tag v3-02: https://udtc-ot-firmware.web.cern.ch/?dir=v3-02
-
v6-06
3ff505e1 · ·Tag specific for IT Update with respect tag v6-04: - Improved ThresholdAdjustment: remove periodic resets --> runs faster and it's more robust - Improved initialization sequence of CROC thanks to Fabio Luongo, see RD53BInterface (in InitRD53Uplinks swapped order Aurora config and ChannelBonding config) - Improved concurrent access to hardware (FC7) by different processes (now Monitoring should be more stable, without readout errors) - Faster ThresholdAdjustment algorithm thanks to Javier Sanchez
-
v6-05
c16cfb60 · ·Tag specific for IT - Update with respect tag v6-04: - Avoid repetition RxGroup in cfg and add the possibility to configure uplink driver strength and pre-emphasis during UpLink initialization - Fixed a small bug in percentage running time when using multiple boards - Fixed bug in compilation for EUDAQ mode - Fixed bug in voltagetuning - Fixed bug in BER-test option chain2test=2 - Removed pPrmptCfg from Chip and fixed bug in LpGBT Compatible with IT FW tag 5.0
-
v6-04
5b4c72e6 · ·Tag specific for IT difference with respect to v6-03: - Now also group number 0 (zero) is a valid number in RxGroups - Therefore non-assigned lanes are marked with N --> See documentation for more details - Added split by Board and Hybrid
-
v6-03
b3065f5b · ·Tag specific for IT - Implemented VTRx scan bias vs modulation - Implemented LpGBT eye diagram - Implemented readout of NTCs through LpGBT ADC (e.g. the NTC next to the VTRx) - No more FIFO readout errors when switching on Monitoring (many thanks to Fabio Luongo) - Fixed a small bug in the readout chip “enable” flag of XML file - Moved NTC parameters “beta” and “R@25C” to XML configuration file as requested by Sophie Rohletter in this presentation: https://indico.cern.ch/event/1485283/contributions/6260866/attachments/2981224/5249153/Temperature Readout NTC.pdf - Refined threshold adjustment (thradj) scan: long-standing issue with the stability of this scan because it unavoidably probes high-noise regions --> with the consequence of compromising the chip stability (sometimes we lose the AURORA communication) --> now, while exploring the high-noise region, we perform periodic reset/reconfiguration - MonitorData saved in the Results directory with run number --> requested by Thierry -Working with FW version 5.0
-
v6-02
ad35d9fd · ·First tag including support for PS fast counter readouts. Various speed up implemented compatible with FW version 3-01: https://udtc-ot-firmware.web.cern.ch/?dir=v3-01
-
v6-01
c021f33f · ·Added LpGBT eye scan for downlink and improved VTRx+ output light yield scan Compatible with FW tag v3-00
-
v6-00
72ad9a24 · ·Preliminary tag for OT module pre-production Added fullTest and quickTest for PS and 2S modules Compatible with FW tag v3-00
-
v5-04
8b212c97 · ·IT updates: - Added check on e-fuse code for every chip (CROC) --> added field eFuseCode in XML file - Fixed bug in CROC initialisation sequence (no need to run DataIntegrity twice at power up) OT updates: - Electric Chain Validation completed for both PS and 2S
-
v5-03
e67c83da · ·Updates for IT: - New thradj algorithm: the golden-ratio algorithm runs on one chip at a time per module (all modules in parallel) - DoDataIntegrity now also works for RD53A - DoDataIntegrity now also with option 3 masks at Core level - LpGBT I2C-slave chips handled as if they were LpGBT registers - Silent Running in thradj and RD53Interface
-
v5-02
4cde1f66 · ·Last tag before support for 12 module readout, use with FW tag v2-02: https://udtc-ot-firmware.web.cern.ch/?dir=v2-02
-
v5-01
9d2bcdac · ·IT updates: - Bit Error Rate test now runs on all chips in parallel - Added support for CROCv2 - Added detection of truncation mechanisms: due to maximum number of hits reached per core and due to readout timeout - Fixed bug in reading monitored data with LpGBT ADC - Fixed bug in plotting monitored data measured with LpGBT - Successfully tested DataIntegrity with TEPX (2 optical groups, each with 1 LpGBT --> 1 hybrid --> 3 chips) - Successfully tested initialisation of opto-hybrids without systematic errors OT updates - Measure occupancy working for 2S and PS - Added injection scan occupancy measurement - Added verification of all cluster lines from SSA to MPA - Added plots for stub package alignment procedure - Added preliminary implementation of ECV between MPA and CIC
-
v5-00
42c2fd04 · ·First tag supporting Alma9 only Last tag before adding support for multi module stub readout. OT firmare tag: v2-01
-
-
v4-23
b6bb45b2 · ·IT update: - Split ROOT file by hybrid option in xml - Added masked pixels plot in PixelAlive / Noise - Added Noise vs Thr plot in SCurve - Better Monitoring of readout chip variables (currents, voltages, temperatures) - Added DoDataIntegrity option 2, pixel-by-pixel - Updated README.md file - Increased number of bits for channel/lane up - Moved some calibration actions up to RD53CalibBase class - Added enable bit for ROCs OT update - Major improvements on module alignment procedures to include plots for module QA and debugging
-
-
v4-21
73bfd4bb · ·- Bug fix in thradj and threqu related to file output names (the bug was present only in v4-20) - Added Metadata counting the total number packets which were re-sent - Added option in XML file to abort if all requested data lanes are not `up`
-
v4-20
0e29f9c9 · ·- fixed bug in thradj: now all chips in a module are tuned independently - added metadata to root files: a boolean that checks if all requested lanes are up, and an integer that counts the number of corrupted packets
-