Skip to content
GitLab
Explore
Sign in
Open
10
Merged
490
Closed
100
All
600
Merge trains
Recent searches
Loading
{{ formattedKey }}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Updated date
Added support for NSW 16-bit (8+8 alternating bits) E-Link in GBT mode
!322
· created
Dec 22, 2021
by
Frans Schreuder
Merged
updated
Feb 25, 2022
Resolve FLX-1810 "L1a driven emulator"
!330
· created
Feb 15, 2022
by
Frans Schreuder
release-4.10
Merged
updated
Feb 24, 2022
Added register to enable 32B start-of-chunk checking in FULL mode. Fix...
!327
· created
Feb 09, 2022
by
Frans Schreuder
Merged
updated
Feb 24, 2022
Added L1A driven FULL mode emulator
!329
· created
Feb 14, 2022
by
Frans Schreuder
Merged
updated
Feb 24, 2022
Uplink Fifo in reset state, no data to decoding module
!332
· created
Feb 23, 2022
by
Marco Trovato
Merged
3
updated
Feb 24, 2022
Added LpGBT support for VC709
!325
· created
Feb 03, 2022
by
Marco Trovato
Merged
5
Approved
updated
Feb 23, 2022
Added FELIG NSW packet generator
!331
· created
Feb 22, 2022
by
Radu Mihai Coliban
phase2/feligFLX712_FLX-1453
Merged
updated
Feb 23, 2022
Combined GBT wrapper for V7 and KCU into one file
!328
· created
Feb 14, 2022
by
Frans Schreuder
phase2/master_FLX-1533_VC709LPGBT
Merged
12
updated
Feb 18, 2022
Added VC709 IP core for full mode transceiver (cpll). Include wrapper VHDL...
!326
· created
Feb 08, 2022
by
Frans Schreuder
phase2/master_FLX-1533_VC709LPGBT
Merged
20
updated
Feb 11, 2022
Add UVVM library as a git submodule, and compile it during Gitlab CI pipelines
!324
· created
Feb 03, 2022
by
Frans Schreuder
Merged
updated
Feb 03, 2022
Resolve FLX-1620 "Addcentralrouterresetsync"
!318
· created
Dec 16, 2021
by
Frans Schreuder
master
Merged
updated
Feb 02, 2022
release 4.10
!320
· created
Dec 22, 2021
by
Frans Schreuder
master
Merged
updated
Feb 02, 2022
Setting CI scripts to use Vivado 2021.2
!319
· created
Dec 21, 2021
by
Frans Schreuder
Merged
updated
Feb 02, 2022
Resolve FLX-1534 "Realignmentstatusreg"
!323
· created
Jan 10, 2022
by
Frans Schreuder
release-4.10
Merged
updated
Jan 11, 2022
Added direct mode to DecEgroup_8b10b
!313
· created
Dec 07, 2021
by
Frans Schreuder
Merged
updated
Dec 23, 2021
FLX-1758
!321
· created
Dec 22, 2021
by
Frans Schreuder
master
Merged
updated
Dec 23, 2021
Fix for FLX-1758. Workaround tested in simulation
!305
· created
Nov 24, 2021
by
Frans Schreuder
release-4.10
Merged
updated
Dec 22, 2021
Resolve FLXUSERS-433 "Azenviaelinks"
!314
· created
Dec 07, 2021
by
Marco Trovato
Merged
4
updated
Dec 16, 2021
Resolve FLX-1757 "Duplicate bcr ecr"
!312
· created
Dec 06, 2021
by
Frans Schreuder
master
Merged
2
updated
Dec 14, 2021
Extended FIFO reset: FIFO reset takes 16 clocks after reset, cr_reset 31. The...
!316
· created
Dec 10, 2021
by
Frans Schreuder
Merged
updated
Dec 11, 2021
Prev
1
…
8
9
10
11
12
13
14
15
16
…
25
Next